# LCS700-708 HiperLCS<sup>™</sup> Family



Integrated LLC Controller, High-Voltage Power MOSFETs and Drivers

# **Product Highlights**

#### Features

- LLC half-bridge power stage incorporating controller, high and low-side gate drives, and high-voltage power MOSFETs
- Eliminates up to 30 external components
- High maximum operating frequency of 1 MHz
  Nominal steady-state operation up to 500 kHz
  - Dramatically reduces magnetics size and allows use of SMD ceramic output capacitors
- Precise duty symmetry balances output rectifier current, improving efficiency
  - 50% ±0.3% typical at 300 kHz
- Comprehensive fault handling and current limiting
  - Programmable brown-in/out thresholds and hysteresis
  - Undervoltage (UV) and overvoltage (OV) protection
  - Programmable over-current protection (OCP)
  - Short-circuit protection (SCP)
  - Over-temperature protection (OTP)
- Programmable dead-time for optimized design
- Programmable burst mode maintains regulation at no-load and improves light load efficiency
- · Programmable soft-start time and delay before soft-start
- Accurate programmable minimum and maximum frequency limits
- Single package designed for high-power and high-frequency
  - Reduces assembly cost and reduces PCB layout loop areas
  - Simple single clip attachment to heat sink
  - Exposed thermal pad connected to ground potential no insulators required between package and heat sink
  - Staggered pin arrangement for simple PC board routing and high-voltage creepage requirements
- Paired with HiperPFS PFC product gives complete, high efficiency, low part count PSU solutions

#### Applications

- High-efficiency power supplies (80 PLUS Silver, Gold and Platinum)
- LCD TV power supplies
- LED street and area lighting
- Printer power supplies
- · Audio amplifier

#### Description

The HiperLCS is an integrated LLC power stage incorporating a multi-function controller, high-side and low-side gate drivers, plus two power MOSFETs in a half-bridge configuration. Figure 1 shows a simplified schematic of a HiperLCS based power stage where the LLC resonant inductor is integrated into the transformer.

The variable frequency controller provides high efficiency by switching the power MOSFETs at zero voltage (ZVS), eliminating switching losses.




Figure 1. Typical Application Circuit – LCD TV and PC Main Power Supply.

Output Powe	er Table
Product	Maximum Practical Power <sup>1</sup>
LCS700HG	110 W
LCS701HG	170 W
LCS702HG	220 W
LCS703HG	275 W
LCS705HG	350 W
LCS708HG	440 W

Table 1. Output Power Table.

Notes:

 Maximum practical power is the power the part can deliver when properly mounted to a heat sink and a maximum heat sink temperature of 90 °C.




Figure 2. Block Diagram.



# **Pin Functional Description**

#### VCC Pin

IC power pin. In a typical application, VCC is connected to the 12 V system standby supply via a 5  $\Omega$  resistor. This resistor helps provide filtering and improves noise immunity.

Note: The system standby supply return should be connected to the B- bus and not to the GROUND pin.

#### **VREF** Pin

3.4 VREF pin. An internal voltage reference network used as a voltage source for FEEDBACK pin and DT/BF pin pull-up resistor.

#### GROUND (G) Pin

G is the return node for all analog small signals. All small signal pin bypass capacitors must be returned to this pin through short traces, with the exception of the D-S high-voltage bypass capacitor, and the VCCH bypass capacitor. It is internally connected to the SOURCE pins to provide a star connection. **Do not connect the GROUND pin to the SOURCE pins, nor to the B- bus, in the PCB layout**.

#### **OV/UV** Pin

Overvoltage/Undervoltage pin. B+ is sensed by this pin through a resistor divider. The OV/UV pin implements brown-in, brown-out, and overvoltage lockout with hysteresis. Pulling this pin down to ground will implement a remote-off function.

#### FEEDBACK (FB) Pin

Current fed into this pin determines LLC switching frequency; higher current programs higher switching frequency. The pin V-I characteristic resembles a diode to ground during normal switching. An RC network between the VREF pin and FEEDBACK pin determines the minimum operating frequency, start-up frequency, soft-start time, and delay before start-up.

#### DEAD-TIME/BURST FREQUENCY (DT/BF) Pin

A resistor divider from VREF to ground programs dead-time, maximum switching frequency at start-up, and burst-mode threshold frequencies.

#### CURRENT-SENSE (IS) Pin

The CURRENT-SENSE pin is used for sensing transformer primary current, to detect overload and fault conditions, through a current sense resistor or a capacitive divider plus sense resistor circuit. It resembles a reverse diode to ground, and does not require a rectifier circuit for preventing negative pulses from reaching the pin, provided the reverse current is limited to <5 mA.




Figure 3. Pin Numbering and Designation.

#### SOURCE (S1), (S2) Pins

SOURCE pins of internal low-side MOSFET. These should be connected together on the PCB, and connected to the B- from the PFC bulk capacitor or input high-voltage DC return.

#### HB Pin

This is the output of the half-bridge connected MOSFETs (Source of high-side MOSFET, Drain of low-side MOSFET), to be connected to the LLC power train (transformer primary and series resonant capacitor).

#### VCCH Pin

Floating bootstrap supply pin for the LLC high-side driver. This pin is referenced to the HB pin, which in turn is internally connected to the SOURCE pin of the high-side MOSFET. A bypass/storage capacitor between VCCH and HB pins, and a boot strap diode with a series resistor from the standby supply, are required. The storage capacitor is refreshed every time the lower MOSFET turns on or its body diode conducts.

#### DRAIN (D) Pin

DRAIN pin of the internal high-side MOSFET. This connects to the B+ from the PFC bulk capacitor or input high-voltage DC bus.






Figure 4. 150 W Laser-Jet Printer Power Supply.



# **HiperLCS Basic Operation**

The HiperLCS is designed for half-bridge LLC converters, which are high-efficiency resonant, variable frequency converters. The HiperLCS is an LLC controller chip with built-in drivers and half-bridge MOSFETs.

LLC converters require a fixed dead-time between switching half-cycles. The dead-time, maximum frequency at start-up, and burst threshold frequencies, are programmed with a resistor divider on the DT/BF pin from the VREF to the GROUND pins.

The FEEDBACK (FB) pin is the frequency control input for the feedback loop. Frequency is proportional to FEEDBACK pin current. The FEEDBACK pin V-I characteristic resembles a diode to ground.

#### Burst Mode

If the frequency commanded by the FEEDBACK pin current exceeds the upper burst threshold frequency ( $f_{STOP}$ ,  $I_{STOP}$ ) programmed by the resistor divider on the DT/BF pin, the output MOSFETs will turn off, and will resume switching when the current drops below the value which corresponds to the frequency equal to the lower burst threshold frequency ( $f_{START}$ ,  $I_{START}$ ). As a first approximation, burst mode control resembles a hysteretic controller where the frequency ramps from  $f_{START}$  to  $f_{STOP}$  stops and repeats. An external component network connected from the VREF pin to the FEEDBACK pin determines the minimum and start-up FEEDBACK pin currents, and thus the minimum and start-up switching frequencies. A soft-start capacitor in this network determines soft-start timing.

The VREF pin provides a nominal 3.4 V as a reference for this FEEDBACK pin external network and other functions. Maximum current from this pin must be  $\leq$ 4 mA.

The Dead-Time/Burst Frequency (DT/BF) pin also has a diode-toground V-I characteristic. A resistor divider from VREF to GROUND programs dead-time, maximum start-up switching frequency ( $f_{MAX}$ ), and the burst threshold frequencies. The current flowing from the resistor divider to the DT/BF pin determines  $f_{MAX}$ . The ratio of the resistors selects from 3 discrete, burst threshold frequency ratios, which are fixed fractions of  $f_{MAX}$ .

The OV/UV pin senses the high-voltage B+ input through a resistor divider. It implements brown-in, brown-out, and OV with hysteresis. The ratios of these voltages are fixed; the user must select the resistor divider ratio such that the brown-in voltage is below the minimum nominal bulk (input) voltage regulation set-point to ensure start-up, and the OV (lower) restart voltage is above the maximum nominal bulk voltage set-point, to ensure that the LCS will restart after a voltage swell event that triggers the OV upper threshold. If different brown-in to brown-out to OV ratios are required, external circuitry needs to be added to the resistor divider.

#### VCC Pin UVLO

The VCC pin has an internal UVLO function with hysteresis. The HiperLCS will not start until the voltage exceeds the VCC start threshold  $V_{\text{UVLO(+)}}$ . HiperLCS will turn off when the VCC drops to the VCC Shutdown Threshold  $V_{\text{UVLO(+)}}$ .



#### VCCH Pin UVLO

The VCCH pin is the supply pin for the high-side driver. It also has a UVLO function similar to the VCC pin, with a threshold lower than the VCC pin. This is to allow for a VCCH voltage that is slightly lower than VCC because the VCCH pin is fed by a bootstrap diode and series current-limiting resistor from the VCC supply.

#### Start-Up and Auto-Restart

Before start-up the FEEDBACK pin is internally pulled up to the VREF pin to discharge the soft-start capacitor and to keep the output MOSFETs off. When start-up commences the internal pull-up transistor turns off, the soft-start capacitor charges, the outputs begin switching at  $f_{MAX}$ , the FEEDBACK pin current diminishes, the switching frequency drops, and the PSU output rises. When the output reaches the voltage set-point, the optocoupler will conduct, closing the loop and regulating the output.

Whenever the VCC pin is powered up, the DT/BF pin goes into high impedance mode for 500  $\mu s$  in order to sense the voltage divider ratio and select the Burst Threshold. This setting is stored until the next VCC recycle. The DT/BF pin then goes into normal mode, resembling a diode to ground, and the sensed current continuously sets the  $f_{MAX}$  frequency. The burst threshold frequencies are fixed fractions of  $f_{MAX}$ . The internal oscillator runs the internal counters at  $f_{MAX}$  whenever the FEEDBACK pin internal pull-up is on.

When a fault is detected on the IS, OV/UV, or VCC pin (UVLO), the internal FEEDBACK pin pull-up transistor turns on for 131,072 clock cycles, to discharge the soft-start capacitor completely, then a restart is attempted. The first power-up after a VCC recycle only waits 1024 cycles, including the condition where the OV/UV pin rises above the brown-in voltage for the first time, after VCC is powered up.

#### Remote-Off

Remote-off can be invoked by pulling down the OV/UV pin to ground, or by pulling up the IS pin to >0.9 V. Both will invoke a 131,072 cycle restart cycle. VCC can also be pulled down to shut the device off, but when it is pulled up, the FEEDBACK pin is pulled up to the VREF pin to discharge the soft-start capacitor for only 1024  $f_{MAX}$  clock cycles. If this scheme is used, the designer must ensure that the time the VCC is pulled down, plus 1024 cycles, is sufficient to discharge the soft-start capacitor, or if not, that the resulting lower starting frequency is high enough so as not to cause excessive primary currents that may cause the over-current protection to trip.

#### **Current Sense**

The IS pin senses the primary current. It resembles a reverse diode to the GROUND pin. It is tolerant of negative voltages provided the negative current is limited to <5 mA. Therefore it must be connected to the current sense resistor (or primary capacitive voltage divider + sense resistor) via a series current limiting resistor of >220  $\Omega$ . Thus it can accept an AC waveform and does not need a rectifier or peak detector circuit. If the IS pin senses a nominal positive peak voltage of 0.5 V for 7 consecutive cycles, an auto-restart will be invoked. The IS pin also has a second, higher threshold at nominally 0.9 V, which will invoke an auto-restart with a single pulse. The minimum

pulse width requirement for detection of both voltage thresholds is nominally 30 ns. i.e. the thresholds have to be exceeded for >30 ns for proper detection.

#### **Over-Temperature Shutdown**

The HiperLCS has latching OTP. VCCH must be cycled to resume operation once the unit drops down below the OTP threshold.

### **Basic Layout Guidelines**

The HiperLCS is a high-frequency power device and requires careful attention to circuit board layout in order to achieve maximum performance.

The bypass capacitors need to be positioned and laid out carefully to minimize trace lengths to the pins they serve. SMD components are recommended for minimum component and trace stray inductance.

Table 2 describes the recommended bypass capacitor values for pins that require filtering/bypassing. The table lists the pins in the order of most to least sensitive. The bypass capacitor of the pin at the top of the list being the most sensitive, receives higher priority in bypass capacitor positioning to minimize trace lengths, than the bypass capacitor of the pin below it. Noise entering the two most sensitive pins on the list, namely the FEEDBACK and DT/BF pins, will cause duty cycle, and dead-time imbalance, respectively.

Figure 5 and Figure 6 show two alternate schemes for routing ground traces for optimum performance. Figure 5 shows a layout footprint for the LCS with oval pads. These allow a trace to be passed between pins 3 and 5, directly connecting the ground systems for the bypass capacitors located on each side of the IC.

Figure 6 shows an LCS layout footprint with round pads that do not allow traces to be routed between them due to insufficient space. In this case, a jumper (JP1, a 1206 size 0  $\Omega$  resistor) is used to connect the ground systems together and allow a connection for pin 3 to be routed under JP1 to the optocoupler.

Transformer T1 is a source of both high di/dt signals and dv/dt noise. The first can couple magnetically to sensitive circuitry, while the second can inject noise via electrostatic coupling. Electrostatic noise coupling can be reduced by grounding the transformer core, but it is not economically feasible to reduce the stray magnetic field around the transformer without drastically reducing its efficiency. Sensitive traces and components (such as the optocoupler) should be located away from the transformer to avoid noise pickup.

Pin	Returned to Pin	<b>Recommended Value</b>	Notes
FEEDBACK (FB)	GROUND	4.7 nF (at 250 kHz)	Increase value proportionally for lower nominal frequency (e.g. 10 nF at 100 kHz). Forms a pole with FEEDBACK pin input impedance which is part of feedback loop characteristic. Must not introduce excessive phase shift at expected gain crossover frequency. Noise entering FEEDBACK pin will cause duty cycle imbalance.
DEAD-TIME/BURST FREQUENCY (DT/BF)	GROUND	4.7 nF	Time constant of this capacitor and the source impedance of the resistors connected to DT/BF pin must be <100 $\mu$ s. Noise entering DT/BF pin will cause dead time imbalance.
CURRENT SENSE (IS)	GROUND	1 nF (at 250 kHz)	Value changes proportionally with nominal LLC stage operating frequency. Forms an RC low pass filter with recommended 220 $\Omega$ series resistor. Must not attenuate AC signal of primary current sense.
VCC	GROUND	1 μF ceramic	
VREF	GROUND	1 μF ceramic	
VCCH	НВ	0.1 μF - 0.47 μF	Bootstrap capacitor. Provides instantaneous current for high-side driver for turning on high-side MOSFET. Time constant formed with boost-strap current limiting resistor (in series with bootstrap diode), delays VCCH UVLO for a few switching cycles at start-up and during burst mode operation for the first switching cycles
DRAIN (DC Bus)	S1, S2	10-22 nF SMD ceramic minimum, plus 22-100 nF through-hole	Total of 22 nF per amp of nominal primary RMS current. SMD part must be located directly at the IC and connected close, with short traces. This prevents ringing of D-S during hard-switching (loss of ZVS) transients. It also reduces high-frequency EMI.
OV/UV	GROUND	4.7 nF	

Table 2. Bypass Capacitor Table in Order of Importance.



Figure 7 shows a an example of preferred routing for the optocoupler and traces connected to the FEEDBACK pin. The optocoupler is spaced away from the transformer, reducing noise pickup. The optocoupler output trace (from pin 3) is also routed to increase the distance between it and "active" components and traces, such as T1 and the hot side of capacitor C12. Resistor R20 is located close to U1 rather than optocoupler U2, so that any noise picked up on the optocoupler trace is filtered by the combination of R20 and C4 before it gets

to the FEEDBACK pin on U1. C4 is placed directly adjacent to the FEEDBACK pin of U1 (pin 4).

VCCH is connected to the standby supply through a highvoltage ultrafast diode and a 2.2  $\Omega$  resistor connected in series. This diode resistor network charges the VCCH bypass/storage capacitor whenever the internal LLC low-side MOSFET is on. The resistor limits the peak instantaneous charging current. See R6 and D1 in Figure 8.




Figure 5. Placement of Bypass Capacitors on Signal Pins of IC.




Figure 6. Alternate Layout for LCS Footprint using Round Pads with Jumper Connecting Two Grounds Highlighted.



#### **Small Signal Bypass Capacitors**

Please refer to Figure 5 Note the location of the small signal bypass capacitors (highlighted) for the FEEDBACK, DT/BF, IS, VREF, OV/UV and VCC pins, which allow short traces to their pin connections and to the GROUND pin. Note that there is no connection between the GROUND pin and the SOURCE pin or the B- bus on the printed circuit board.

#### VCCH Bypass Capacitor

Please refer to Figure 8. Note the location of the VCCH capacitor (highlighted) which allows short connections to the HB pin and the VCCH pin.

#### Drain to Source High-Voltage Bypass Capacitor

Please refer to Figure 9. Note the location of the B+ to B- high-voltage bypass capacitors (highlighted) placed at the IC, minimizing the PCB trace length to the D and S pins.




Figure 7. Preferred Routing of Optocoupler and Traces to FEEDBACK Pin.




Figure 8. Placement of VCCH Capacitor.



#### Bootstrap Circuit and HB Node Layout

Please refer to Figure 10. Note the location of the bootstrap diode, capacitor, resistor, and the HB trace routing. The objective is to keep them away from the small signal components and traces, such as the feedback optocoupler. Do not unnecessarily increase the area of the PCB traces on this node, because it will increase the dv/dt (capacitive) coupling to low-voltage circuits.

#### Heat Sink Grounding

The exposed metal in the back of the HiperLCS package is internally connected to the GROUND pin. If the HiperLCS has a dedicated heat sink and there is no electrical insulator between the device and the heat sink, the heat sink should be floating and not electrically connected anywhere else. If the heat sink is shared with other devices in the system, and the heat sink requires grounding to minimize EMI, a thin insulator is strongly recommended under the HiperLCS, for improved noise, surge, and system-level ESD immunity. The resulting increase in thermal resistance must be considered in the thermal design.

#### **Transformer Secondary**

The transformer secondary pins, output diodes, and main output capacitors should be positioned close together and routed with short thick traces. This is **critical** for secondary current symmetry and to minimize output diode inverse voltage stress. The use of ceramic capacitors allows placement between the transformer secondary pins and the output rectifier, producing a very tight layout. See Figure 11. The secondary winding halves should be inter-twined together before they are wound on the bobbin. This minimizes the leakage inductance between them and greatly improves current symmetry and minimizes output diode inverse voltage stress. For a 2-output design the half-windings of a given output need to be intertwined.




Figure 9. Placement of B+ and B- High-Voltage Bypass Capacitors.






Figure 10. Placement of Boot Strap Diode, Capacitor, Resistor and the High-Voltage Trace Routing.




Figure 11. Placement of Capacitors Between Transformer Secondary Pins and the Output Rectifier to minimize and Equalize Loop Areas.



# **Key Design Details**

The LLC converter is a variable frequency resonant converter. As input voltage decreases, the frequency must decrease in order to maintain output regulation. To a lesser extent, as load reduces the frequency must increase. When the converter is operating at the series resonant frequency, the frequency changes very little with load. The minimum operating frequency required occurs at brownout (minimum input voltage), at full load.

#### **Operating Frequency Selection**

For lowest cost, and smallest transformer size with the least amount of copper, the recommended nominal operating frequency is ~250 kHz. This allows the use of low-cost ceramic output capacitors in place of electrolytic capacitors, especially at higher output voltages (≥12 V). If the core and bobbin used exhibits too much leakage inductance for 250 kHz, operation at 180 kHz also results in excellent performance. For optimal efficiency at 250 kHz, AWG #44 (0.05 mm) Litz is recommended for the primary, and AWG #42 (0.07 mm) for the secondary winding. Thicker gauge lower cost Litz can be used at the expense of increased copper loss and lower efficiency. Litz gauge (AWG #38 or 0.1 mm) is optimal for very low frequencies (60-70 kHz), requires much larger transformers and greater lengths of Litz wire.

For nominal operating frequencies even as low as 130 kHz, the use of PC44 or equivalent core material is recommended for reduced losses. For a given transformer design, shifting the frequency up (by substituting a smaller resonant capacitor), will reduce core loss (due to reduced AC flux density  $B_{AC}$ ) and increase copper loss. Core loss is a stronger function of flux density than of frequency. The increased frequency increases copper loss due to eddy current losses.

Nominal operating frequencies >300 kHz start to lose significant efficiency due to increased eddy current losses in the copper, and due to the fact that a more significant percentage of time is spent on the primary slew time (ZVS transition time) which erodes the percentage of time that power is transferred to the secondary.

#### Resonant Tank and Transformer Design

Please refer to the Application Note AN-55 for guidance on using the PIXIs HiperLCS spreadsheet which assists in the entire design process.

#### **Primary Inductance**

The optimal powertrain design for the HiperLCS uses a primary inductance that results in minimal loss of ZVS at any steadystate condition. Some loss of ZVS during non-steady-state conditions is acceptable. Reducing primary inductance produces higher magnetizing current which increases the range of ZVS operation, but the increased magnetizing current increases losses and reduces efficiency.

The calculation of the primary inductance to be used for a first-pass design is based on device size, rated load, minimum input voltage, and desired operating frequency. It is provided in

the PIXIs spreadsheet. L<sub>PRI</sub> is the primary inductance of an integrated transformer (high leakage inductance), or in the case of the use of an external series inductance, the sum of this inductance and the transformer primary inductance.

#### Leakage Inductance

The parameter  $K_{RATIO}$  is a function of leakage inductance:

$$K_{RATIO} = \frac{L_{PRI}}{L_{RES}} - 1$$

The recommended  $\rm K_{\rm RATIO}$  is from 2.5 - 7. This determines the acceptable range of leakage inductance.

 $\rm L_{\rm RES}$  is the leakage inductance in an integrated transformer; if a separate series inductor is used, it is the sum of this inductance and the leakage inductance of the transformer.

A low  $K_{\text{RATIO}}$  (high leakage inductance) may not be capable of regulation at the minimum input voltage, and may show increased transformer copper losses due to the leakage flux. A high  $K_{\text{RATIO}}$  (low leakage inductance) will have high peak and RMS currents at low-line, and require a lower primary inductance to achieve ZVS operation over a suitably wide range, which increases the resonant circulating current, reducing efficiency.

The core and bobbin designs available to the designer may limit the adjustability of leakage inductance. Fortunately, excellent performance can be achieved over a relatively wide range of leakage inductance values.

The  $K_{_{RATIO}}$  directly affects the frequency range that the LLC needs to operate in order to maintain regulation over the input voltage range. Increasing  $K_{_{RATIO}}$  increases this frequency range, lowering  $f_{_{MIN}}$ .

A low  $f_{\rm MIN}$  is only a potential problem for low frequency designs which typically run at higher nominal  $B_{\rm AC}$ . This may allow the core to reach saturation when operating at  $f_{\rm MIN}$ . Operating at  $f_{\rm MIN}$  occurs when the input voltage is at a minimal (input brown-out).

For a design with a separate resonant inductor, running the inductance on the low side of the range ( $K_{RATIO} = 7$ ), minimizes the size and cost of the inductor.

#### Adjusting Leakage Inductance

Sectioned bobbins (separated primary and secondary) are commonly used for LLC converters. Increasing or decreasing both primary and secondary turns (while maintaining turns ratio) will change the leakage inductance proportionally to the square of primary turns.

If the leakage inductance is too high, one possible solution is to use a 3-section bobbin, where the secondary is in the middle section, and the primary winding is split into 2 halves connected in series.

Lastly, if the leakage inductance is too low an external inductor may be added.



#### **Resonant Frequency**

The series resonant frequency is a function of  $L_{\mbox{\tiny RES}}$  and  $C_{\mbox{\tiny RES}}$  , the resonant capacitor. For any given value of  $L_{\text{RFS}}$ , the value of C<sub>RES</sub> can be adjusted for the desired series resonant frequency  $f_{\text{RES}}$ . For best efficiency the resonant frequency is set close to the target operating frequency at nominal input voltage.

#### **Operating Frequency and Frequency Ratio**

The operating to resonant frequency ratio  $f_{\text{BATIO}}$  is defined as:

$$f_{RATIO} = \frac{f_{SW}}{f_{RES}}$$

 $f_{\text{RATIO}} = 1$  signifies the converter is operating at the series resonant frequency.

The main determinant of  $\mathbf{f}_{_{\text{RATIO}}}$  is the transformer turns ratio. Increasing primary turns lowers f<sub>RATIO</sub> for a given input and output voltage.

The recommended  $f_{RATIO}$  at nominal input voltage is 0.92 – 0.97. Operating at resonance often yields the highest efficiency for the resonant powertrain if output rectifier selection is ignored. However, operating slightly below resonance (which puts the rectifiers in discontinuous conduction mode), allows the use of lower voltage diodes or synchronous MOSFETs, which have lower losses, increasing overall efficiency. This is because at high-line, when the converter needs to operate above resonance, the rectifiers operate less deeply in continuous mode, reducing the magnitude of their current commutation, reducing their stray inductance voltage spikes. (The stray inductance is comprised of the leakage inductance between secondary phases and the stray inductance in the connections to the rectifiers and output capacitors).

Conversely, operating at a very low  $f_{RATIO}$  (<0.8) results in higher RMS and peak currents. In some cases, this may result in an optimal design because it allows the use of lower voltage rating, lower V<sub>r</sub> rectifier as they do not operate in continuous conduction mode even at high-line, results in no voltage spikes enabling a lower voltage rating.

An LLC half-bridge converter will operate at resonance when this equation is true:

$$\frac{\frac{V_{IN}}{2}}{V_{OUT}} = n_{EQ}$$

Where  $n_{FO}$  is the transformer equivalent circuit turns ratio. Note that the  $n_{EQ}$  of an integrated transformer is lower than its physical turns ratio  $N_{_{PRI}}/N_{_{SEC}}$ . The secondary turns is that of each half-secondary.  $V_{_{OUT}}$  in the above equation is equal to output voltage + diode drop. The divisor "2" is due to the half-bridge configuration - each half-cycle conducts half the input voltage to each secondary half.

Note that if the resonant capacitor or inductance value is changed, both switching frequency and resonant frequency change, but  $f_{RATIO}$  changes little.

For a given design, the input voltage at which the LLC operates at resonance is V<sub>INPUT(RESONANCE)</sub>. Below this voltage, the LLC operates at a lower frequency (below resonance). Thus for the

recommended  $f_{_{RATIO}}\approx 0.95~at$  nominal input voltage,  $V_{_{INPUT(RESONANCE)}}$ will be slightly higher than the nominal voltage.

For a design with a variable nominal input voltage (e.g. no PFC pre-regulator), it is recommended that the initial turns ratio be set so that V<sub>INPUT/RESONANCE</sub> is at about halfway between maximum and minimum input voltage. For a design with a variable output voltage (e.g. constant current regulated output), it is recommended that the initial turns ratio be set to operate the LLC at resonance at a point halfway between minimum and maximum output voltages.

#### **Dead-Time Selection**

The vast majority of designs using HiperLCS, regardless of power and operating frequency, work very well with a dead-time of between 290 and 360 ns. Designs that require a low  $\mathrm{V}_{_{\mathrm{BROWNOUT}}}$ tend to require shorter dead-times.

The dead-time setting is a compromise between low-line / full load (low frequency), and minimum-load / high-line (highfrequency) conditions. Low-line / full load operation has short optimal dead-times, while minimum load / high-line has long optimal dead-times.

A dead-time setting that is longer than optimal for low-line / full load operation, exhibiting partial loss of ZVS, is acceptable if the condition does not occur during steady-state operation - i.e. appears only during transient conditions, such as hold-up time. Operation with loss of ZVS during steady-state operation leads to high internal power dissipation and should be avoided.

A dead-time setting that is shorter than optimal for high-line / minimum-load operation, will tend to cause the feedback sign to invert and force the HiperLCS to enter burst mode. This is acceptable if the resulting burst mode operation is acceptable (i.e. repetition rate does not produce audible noise and if the large signal transients, wherein the HiperLCS enters and exits burst mode, is acceptable). Note that with a PFC pre-regulated front end, a load dump (e.g. 100% to 1% load step) will exhibit a transient input voltage condition only temporarily (e.g. Input voltage to LLC stage will increase from 380 V to 410 V and relatively slowly return to 380 V). Note also that the Burst Threshold frequency setting is another variable available to the designer to tune burst mode.

#### **OV/UV** Pin

The HiperLCS OV/UV pin which monitors the input (B+) voltage, has a brown-out shutdown threshold  $(V_{_{\text{SD(L)}}})$  of nominally 79% of the brown-in (turn-on) threshold  $(V_{SD(H)})$ , which in turn, is nominally 2.4 V. The overvoltage (OV) lockout shutdown threshold (Vov(H) is nominally 131% of the brown-in start-up threshold, and the OV restart point (V<sub>OV(L</sub>) at nominally 126%. The ratios of these thresholds are fixed and selected for maximum utility in a design with a PFC pre-regulator front-end with a fixed output voltage set-point. The resistor divider ratio has to be selected so that brown-in point is always below the PFC output set-point, and so that the OV restart (lower) threshold, is always above it, including component tolerances.

During hold-up time, the voltage will drop from the nominal value, down to the brown-out threshold, whereby the HiperLCS will stop switching.






Figure 14. OV/UV Pin Voltage Thresholds, at Minimum and Maximum Divider Ratios, for 385 V Nominal Input Voltage.

If the input voltage is variable (e.g. no PFC pre-regulator), and the variation is greater than 24%, the OV threshold should be increased with external circuitry on the resistor divider. External circuitry is also needed if  $V_{\text{BROWNOUT}}$  needs to be reduced below the default ratio.

In the example in the left-hand side of Figure 14 the resistor divider is set so that brown-in threshold is 376 V, just under the V<sub>PFC</sub> set-point of 385 V. The OV shutdown threshold is 495 V, which gives adequate margin against the device max V<sub>DS</sub> rating of 530 V. This minimizes required minimum LLC gain, and minimizes the peak current at brown-out. In the example on the right of Figure 14, the OV restart threshold is set to 418 V, just above V<sub>PFC</sub>. This maximizes hold-up time for a given bulk capacitor value.

The OV/UV pin has an integrated 5  $\mbox{M}\Omega$  pull-down to detect pin-open fault conditions.

The recommended pull-down resistor value for the OV/UV pin divider is 20 k $\Omega$  – 22 k $\Omega$ . A very large resistor value will cause the pin pull-down current to affect accuracy, and a small value will increase power loss.

#### DT/BF Pin

The DT/BF pin senses the voltage divider ratio by entering into a high-impedance mode for 500  $\mu s$  after VCC is applied. It senses the pin voltage, before the HiperLCS starts switching. See Figure 15.

There are 3 discrete Burst Threshold settings that can be selected. (This determines the burst start and stop switching frequencies, see Table 3).

For proper selection, set the ratio of  $\rm R_{\scriptscriptstyle BURST}$  to  $\rm R_{\scriptscriptstyle FMAX}$  as per Table 3.

Burst Threshold	R <sub>BURST</sub> / R <sub>FMAX</sub>
1	19
2	9
3	5.67

Table 3. Burst Threshold Selection Table.

The Burst Threshold setting is stored until VCC is powered down.






Figure 15. DT/BF Pin Divider.

After the Burst Threshold detection, the DT/BF pin operates in normal mode, sinking current, resembling a diode to ground, with a Thevenin equivalent circuit of nominally 0.66 V and 1.1 k $\Omega$ . The current from the resistor divider into the pin, determines the dead-time and the maximum frequency f<sub>MAX</sub>. The relationship between dead-time and f<sub>MAX</sub> is fixed and approximated by:

$$f_{MAX}(kHz) = \frac{270000}{Dead - Time(ns)}$$

The relationship between DT/BF pin current and  $\rm f_{_{MAX}}$ , and switching frequency vs. FEEDBACK pin current (which has the same characteristic), is show in Figure 16.

The burst mode start and stop frequency thresholds are fixed fractions of  $f_{MAX}$ , which depend on the Burst Threshold setting, as set by the resistor divider ratio on the DT/BF pin.

Burst Threshold Setting	f <sub>start</sub> /f <sub>max</sub>	f <sub>stop</sub> /f <sub>max</sub>
1	7/16	8/16
2	6/16	7/16
3	5/16	6/16

Table 4. Burst Start and Stop Frequencies as Ratios of f<sub>MAX</sub>






Figure 16. FEEDBACK Pin and DT/BF Pin Current vs. Frequency.


For example, if BT2 is selected, and  $f_{MAX}$  is 800 kHz, then  $f_{START}$  = 300 kHz, and  $f_{STOP}$  = 350 kHz. If during normal operation the load is reduced and the frequency rises to 350 kHz, the switching will stop. This causes the output voltage to drop and the feedback loop to decrease the FEEDBACK pin current. When the current decreases to a value which corresponds to 300 kHz, switching will commence, and the cycle will repeat. During start-up mode, however, the outputs can switch at a frequency between  $f_{STOP}$  and  $f_{MAX}$  (250 kHz and 800 kHz in the above example). Start-up mode is exited once the switching frequency drops below  $f_{STOP}$ , and the HiperLCS will subsequently enter burst mode if the feedback loop attempts to produce a switching frequency  $s_{fstop}$ .

 $\rm f_{MAX}$  is the frequency at which the internal counters run when the HiperLCS is in the off-state of the auto-restart cycle, or in the power-up delay before switching.

The minimum recommended dead-time is 275 ns, and thus the maximum  $f_{\rm MAX}$  setting is 1 MHz.










Figure 18. f<sub>START</sub> (Lower Burst Threshold Frequency) vs. Dead-Time Setting for Different Burst Threshold Settings (BT1, BT2, BT3).

The  $\rm f_{STOP}$  to  $\rm f_{START}$  ratio is fixed, and dependent on the Burst Threshold setting (see Table 5).

Burst Threshold Setting	f <sub>stop</sub> /f <sub>start</sub>
1	1.14
2	1.17
3	1.20

Table 5. Ratio of  $f_{STOP}/f_{START}$  vs. Burst Threshold Selection.

As a first approximation, during burst mode, the frequency ramps from  $\rm f_{START}$  to  $\rm f_{STOP}$ ; then switching stops, and then the cycle repeats.

#### FEEDBACK Pin

The FEEDBACK pin is the voltage regulation FEEDBACK pin. It has a nominal Thevenin equivalent circuit of 0.65 V and 2.5 kΩ. In normal operation, it sinks current. During the off-period of auto-restart, and during the clocked delay before start-up, it pulls up internally to  $V_{\mbox{\tiny RFF}}$  in order to discharge the soft-start capacitor. The current entering the pin determines switching frequency. Higher current yields higher frequency and thus reduces LLC output voltage. In a typical application an optocoupler connected to the VREF pin pulls up on the FEEDBACK pin, via a resistor network. The optocoupler is configured to source increasing FEEDBACK pin current, as the output rises. The resistor network between the optocoupler, FEEDBACK pin, and VREF pin, determine the minimum and maximum FEEDBACK pin current (and thus the minimum and maximum operating frequency), that the optocoupler can command as it goes from cutoff to saturation. This network also contains the soft-start timing capacitor,  $\mathrm{C}_{_{\mathrm{START}}}$ (Figure 19).

The minimum frequency as set by this network must be lower than the frequency required by the powertrain at minimum input voltage. In Figure 19 this is determined by the sum of  $\rm R_{FMIN}$  and  $\rm R_{START}$ . The FEEDBACK pin current is determined by these two resistors when the optocoupler is cut off.  $\rm C_{START}$  can be ignored during normal operation. Do not confuse  $\rm R_{START}$ , which determines






Figure 19. Feedback Network Shown with Additional Load Resistor.

start-up frequency, and  $\rm f_{\rm START^{\prime}}$  which is the burst mode start (lower) threshold frequency.

The FEEDBACK pin current at start-up is determined by the value of R<sub>START</sub> because the voltage on C<sub>START</sub> will be zero. For minimum start-up peak currents, this current should match or slightly exceed the DT/BF pin current so that start-up switching frequency begins at f<sub>MAX</sub>. The resulting value of R<sub>START</sub> will be approximately 10% lower than the value of the pull-up resistor on the DT/BF pin. The frequency will slide down as C<sub>START</sub> charges. If R<sub>START</sub> is smaller than that which provides start-up at f<sub>MAX</sub>, it will create an additional delay before start-up switching. Please see the PIXIs HiperLCS spreadsheet.

Resistor  $\mathrm{R}_{\mathrm{LOAD}}$  provides a load on the optocoupler, and speeds up the large signal transient response during burst mode. The recommended value is ~4.7 k $\Omega$ . Diode D1 prevents  $\mathsf{R}_{_{\text{LOAD}}}$  from loading R<sub>EMIN</sub> when the optocoupler is cut off. Diode D1 can be omitted and a combination of resistor values found to achieve the desired f<sub>MN</sub> but the resulting tolerances will be poor. Resistor  $\mathrm{R}_{_{\mathrm{OPTO}}}$  will improve the ESD and surge immunity of the PSU. It also improves burst mode output ripple voltage. Its maximum value must be such that the FEEDBACK pin current is equal to the DT/BF pin current when the optocoupler is in saturation and the FEEDBACK pin is at 2.0 V (please see PIXIs HiperLCS spreadsheet). This is to ensure that if the HiperLCS does not exit start-up mode, because the feedback loop did not allow the switching frequency to drop below  ${\rm f}_{\rm {\tiny STOP}}$  , then it can regulate at light load by bursting at  $f_{MAX}$ . Note however bursting at  $f_{MAX}$  can lead to high internal dissipation due to loss of ZVS and should be avoided. See Figure 20.

Capacitor  $C_{_{START}}$  should be sized at the minimum possible value that exhibits a 7 consecutive-cycle peak current at start-up that is just below the peak current measured at brown-out and full load. A larger value will slow down start-up and will make it more likely that  $f_{_{STOP}}$  is not reached. This can prevent exiting start-up mode when the HiperLCS is powered up at high-line and minimum load, and may subsequently cause the HiperLCS to burst at  $f_{_{MAX}}$  instead of between  $f_{_{START}}$  and  $f_{_{STOP}}$ .




Figure 20. Bursting at f<sub>MAX</sub> Causes High Internal Dissipation Due to Loss of ZVS and Should be Avoided.




Figure 21. VREF to FB External Resistance vs. Frequency.

In order to calculate  $\rm R_{FMIN}$  and  $\rm R_{START}$ , use the following equation which describes nominal resistance from FEEDBACK pin to VREF pin, vs. frequency:

$$R_{FB} = \frac{3574}{f^{(0.6041+0.1193 \times LOG(f))}}$$

Where  $\mathsf{R}_{_{\!F\!B}}$  is in  $k\Omega$  and f is in kHz.

To calculate the minimum  $R_{START'}$  which produces start-up at  $f_{MAX'}$  use the above equation with  $f = f_{MAX}$  from the equation relating dead-time and  $f_{MAX'}$ .

To set  $f_{\rm MIN}$ , use the above equation with f =  $f_{\rm MIN}$  × 0.93. Where 0.93 is to ensure that, despite the worst case frequency tolerance of -7%, the frequency can go below  $f_{\rm MIN}$ , guaranteeing regulation at  $V_{\rm BROWNOUT}$ .

Using the resulting calculated value for R<sub>ER</sub>, calculate R<sub>EMIN</sub>:

$$R_{\rm FMIN} = R_{\rm FB} - R_{\rm START}$$

The sum of  $\rm R_{\scriptscriptstyle FMIN}$  and  $\rm R_{\scriptscriptstyle START}$  determines  $\rm f_{\scriptscriptstyle MIN}$ 



It should be noted that the 4.7 nF decoupling capacitor,  $C_{\rm FB}$  (see Figure 19), in conjunction with the 2.5 k $\Omega$  input resistance presented by the FEEDBACK pin, form a pole in the LLC transfer function. This can add significant phase lag to the feedback loop. A typical value for a 250 kHz design with a 3 kHz crossover frequency is 4.7 nF. To prevent loop instability, the value of the 4.7 nF capacitor should not be increased arbitrarily. At the other extreme, insufficient FEEDBACK pin bypass capacitance or poor layout may cause duty cycle asymmetry.

#### Start-Up and Auto-Restart

At start-up and during the off-state of the auto-restart cycle, the FEEDBACK pin is internally pulled up to the VREF pin. This keeps the output MOSFETs off and discharges the soft-start capacitor, in preparation for soft-start.

At start-up, this state remains for 1024 clock cycles at frequency  $f_{MAX}$ . During the off-state of auto-restart, or if the OV/UV or IS pin is triggered while the VCC remains above its UVLO threshold, this state remains for 131,072 clock cycles.

After 1024 or 131,072 cycles (as the case may be), the HiperLCS turns off the internal pull-up transistor, the soft-start capacitor begins to charge, the output MOSFETs switch at  $f_{MAX}$ , current in the FEEDBACK pin diminishes, the frequency begins to drop, and the PSU output rises.

For example, for  $f_{MAX} = 800$  kHz, the start-up delay after VCC power-up is 1.3 ms. If IS, or the OV/UV pin are tripped, autorestart is invoked, with a restart delay of 164 ms.

The FEEDBACK pin has a current limit equal to the current flowing into the DT/BF pin. This limits the maximum current that charges the soft-start capacitor at start-up. If  $R_{\text{START}}$  is smaller than that which allows the FEEDBACK pin current to match the DT/BF pin current at start-up, an additional delay is introduced.  $C_{\text{START}}$  will charge at the current limit, and switching will only commence when the FEEDBACK pin voltage drops below 2.0 V. Thus the designer can add an additional start-up delay if desired.

As the soft-start capacitor continues to charge, the current through  $R_{\text{START}}$  and thus the FEEDBACK pin decreases, reducing switching frequency. The output voltage climbs; and when the feedback loop closes, the optocoupler conducts and starts controlling the switching frequency thus the output voltage.

#### Remote-Off

Remote-off can be invoked by pulling down the OV/UV pin to ground, or by pulling up the IS pin to >0.9 V. Both will invoke a 131,072 cycle restart cycle. VCC can also be pulled down to shut the device off, but when it is pulled up, the FEEDBACK pin is pulled up to the VREF pin to discharge the soft-start capacitor for only 1024  $f_{MAX}$  clock cycles. If this scheme is used, the designer must ensure that the time the VCC is pulled down, plus 1024 cycles, is sufficient to discharge the soft-start capacitor, or if not, that the resulting lower starting frequency is high enough so as not to cause excessive primary currents that may cause the over-current protection to trip.




Figure 22. Typical Start-up Waveform. Observe Initial Current Spike 'A' to Ensure it is Below the 1-Cycle Current Limit. A Higher f<sub>MAX</sub> Reduces it. Size the Soft-Start Capacitor so that the Peak of 'B' is just Below the Peak Current at V<sub>BROWNOUT</sub> at Full Load.

#### IS Pin

The IS pin has 2 thresholds: nominally 0.5 V and 0.9 V. The IS pin can tolerate small negative voltages and currents, and thus does not need a peak detector or rectifier circuit. The pin has a reverse-biased diode to ground equivalent circuit, and can tolerate a maximum negative current of 5 mA. The primary current is sampled by a primary, B- referenced current sense resistor, or by a capacitor current divider + current sense resistor combination circuit. In order to limit the negative current to 5 mA, a current limiting resistor between the sense resistor and the IS pin is necessary, with a minimum value of 220  $\Omega$ . Using the minimum value maximizes the IS pin bypass capacitor value and thus pin noise rejection, for a given RC pole frequency. The IS pin will invoke a restart if it sees 7 consecutive pulses >0.5 V. It will also invoke a restart if a single pulse exceeds 0.9 V. The minimum pulse detection time is nominally 30 ns - i.e. the pulses must be higher than the threshold voltage for >30 ns.

The "capacitive divider" circuit in Figure 23 reduces power dissipation and improves efficiency over a simple current sense resistor circuit. The two capacitors, main resonant capacitor C11, and sense capacitor C12, form a current divider. The portion of the primary current routed through C12 is

$$\frac{C12}{C11 + C12}$$

Consequently, the voltage at the IS pin is equal to

$$I_P \times \frac{C12}{C11 + C12} \times R11,$$

where  $I_p$  is the primary current flowing from the HB pin through the transformer primary. The current in the sense capacitor passes through sense resistor R11. Resistor R11 is the main means for tuning current limit. The signal on R11, an AC voltage, passes through low-pass filter R12 and C7, to the IS pin. Note that R11 is returned to the GROUND pin and not to SOURCE pin.



The recommended series resistor value of 220  $\Omega$  and the bypass capacitor form a low-pass filter, and its time constant must not cause significant attenuation of the current sense signal at the nominal operating frequency. The effect of the attenuation is greatest for the first pulse in the start-up current waveform, and can also affect proper shutdown during short-circuit testing, which typically trips the 7-cycle current limit. Place a close-coupled probe across the IS pin bypass capacitor and compare the waveform to the primary current.

#### Burst Mode Operation and Tuning

Burst mode will produce a typical waveform such as in Figure 24. During the burst pulse train, the switching frequency rises from  $\rm f_{START}$  to  $\rm f_{STOP}$ 




Figure 23. Capacitive Divider Current Sense Circuit.




Figure 24. Typical Waveform of Burst Mode. 24 V / 150 W HiperLCS Design at Zero Load. The Initial Spike (circled) Size is Dependent on Post-Filter Electrolytic Capacitor ESR.




Figure 25. Zoom in of First Few Switching Cycles of Burst Pulse Train of Figure 24. The First 2 Cycles Show That the High-Side Driver has not Turned on yet. The Switching Frequency of the First Few Cycles is f<sub>START</sub> 335 kHz in This Case. The Ringing on the Output is from the Output Filter.

If the initial output ripple spike at the beginning of the burst pulse train is ignored, the output ripple somewhat resembles a sawtooth. See the output ripple waveform in Figure 24. When the HiperLCS is switching, the output rises. When it stops switching, the output falls. The top of the sawtooth is where the burst pulse train ends, because the feedback loop has commanded a frequency =  $f_{STOP}$ . The bottom of the sawtooth is where the burst pulse train begins, because the feedback loop has commanded a frequency =  $f_{STOP}$ . As such, the burst mode control resembles a hysteretic controller, where the top and bottom of the sawtooth are fixed by the feedback loop gain. The downward slope of the sawtooth is merely the output capacitors discharging into the load, with dv/dt:

$$I = C \times \frac{dv}{dt}$$


Where I = load current. C is the total output capacitance.


The upward slope of the sawtooth is dependent on the difference between the current delivered by the powertrain, and the current drawn by the load. For a given design, the upward slope increases with input voltage.

The burst repetition rate (frequency) then increases with load. When the load reaches a point where the powertrain can regulate at a frequency  $< f_{STOP}$ , the bursting will stop. When the load current decreases (from heavy load), frequency increases, and when it reaches  $f_{STOP}$ , bursting will commence.

In a typical design,  $\rm f_{START}$  must be chosen to be at least 20-40% higher than the nominal switching frequency. Figure 18 shows the relationship between  $\rm f_{START}$  and dead-time, and Table 5 the ratio of  $\rm f_{STOP}$  to  $\rm f_{START}$  vs. Burst Threshold setting number). In some cases the designer may choose to change dead-time slightly in order to change  $\rm f_{START}$  and  $\rm f_{STOP}$ . Some designs may only enter burst mode at zero load and an input voltage above nominal.







Higher  $\rm f_{START}$  will decrease the load threshold at which bursting begins, increase the input voltage threshold and decrease the output ripple in burst mode, but will increase the burst repetition rate, which may introduce audible noise in some combinations of line and load. The choice of  $\rm f_{START}$  will affect the large signal transient response where the HiperLCS goes in and out of burst mode.



#### **Absolute Maximum Ratings**

Instantaneous Repetitive D or HB Current <sup>(5)</sup>	Half-bridge Voltage Slew Rate, HB       10 V/ns         SUPPLY Pin Voltage, VCC <sup>(1)</sup> , VCCH <sup>(2)</sup> -0.3 V to 15 V         G Pin Voltage <sup>(1)</sup> -0.3 V to 0.3 V         IS Pin Voltage <sup>(3)</sup> -0.65 to VREF + 0.3 V         DT/BF and FEEDBACK Pin Voltages <sup>(3)</sup> -0.3 to VREF + 0.3 V         OV/UV Pin Voltage <sup>(3)</sup> -0.3 to VCC + 0.3 V         Pin Current (VREF, OV/UV, DT/BF, FEEDBACK, IS)       ±100 mA         Junction Temperature       -40 °C to 150 °C         Storage Temperature       -65 °C to 150 °C         Lead Temperature <sup>(4)</sup> 260 °C         ESD Rating (JESD22-A114-B, HBM)       2 kV
LCS7016.2 A	Notes:
LCS7028.3 A	1. Voltage referenced to S.
LCS703 10.4 A	2. Voltage referenced to HB.
LCS705 15.6 A	3. Voltage referenced to G.
LCS708	4. 1/16 inch from case for 5 seconds.
DRAIN Pin Voltage D <sup>(1)</sup> 1.3 V to 530 V	5. One-cycle peak current can exceed repetitive maximum current
Half-bridge Voltage, $HB^{(1)}$ 1.3 V to D + 0.5 V	for t < 460 ns if $T_{_J}$ < 100 °C $$ and drain voltage $\leq$ 400 VDC.

#### **Thermal Resistance**

Junction to Case Thermal Resistance <sup>(1,3)</sup> :	
LCS700 (θ <sub>.ιc</sub> )	7.6 °C/W
LCS701 (θ <sub></sub> )	
LCS702 (θ <sub>Jc</sub> )	6.6 °C/W
LCS703 (θ <sub>.,c</sub> )	6.2 °C/W
LCS705 (θ <sub></sub> )	
LCS708 (θ <sub>ic</sub> )	5.5 °C/W
Junction to heat sink Thermal Resistance <sup>(1,2)</sup> :	
LCS700 (θ <sub>.ιн</sub> )	10.1 °C/W
LCS701 (θ <sub>.IH</sub> )	9.5 °C/W
LCS702 (0, IH)	
LCS703 (θ <sub>.H</sub> )	
LCS705 (θ <sub>.H</sub> )	
LCS708 (0 <sub>IH</sub> )	
Hottest Junction to OT Sensor Thermal Offset <sup>(1,2,4</sup>	
LCS700 (ΔΤ <sub>1-01</sub> )	4.6 °C/W
LCS701 $(\Delta T_{J-OT})$	4.0 °C/W

LCS702 (ΔΤ <sub>LOT</sub> )	3.5 °C/W
LCS703 (ΔΤ <sub>.I-OT</sub> )	3.2 °C/W
LCS705 (ΔT <sub>LOT</sub> )	2.8 °C/W
LCS708 (ΔT <sub>J-OT</sub> )	2.5 °C/W

Notes:

- 1. Both power switches each dissipating half the total power.
- Mounted to an aluminum heat sink with uniform coverage of Thermalloy thermal paste. Mounting clip with normal force >30 N applied to the center of the package.
- 3. Junction to case thermal resistance is based on hottest junction, case temperature measured at center of package back surface.
- 4. Temperature difference between hottest junction and overtemperature sensor.
- 5. Thermal resistance values are preliminary and subject to change.

Parameter	Symbol	$\begin{array}{c} \textbf{Conditions} \\ \text{SOURCE} = 0 \text{ V; } \text{T}_{\text{J}} = 0 \text{ to } 100 \ ^{\circ}\text{C} \\ \text{V}_{\text{CC}} = 12 \text{ V, } \text{V}_{\text{CCH}} = 12 \text{ V} \\ \text{(Unless Otherwise Specified)} \end{array}$		Min	Тур	Мах	Units
Half-Bridge							
			LCS700			60	- - - μΑ
	I <sub>DSS</sub>	Measured from D to HB or from HB to S $T_J = 100$ °C, $V_{CC} =$ 12 V, $V_{CCH} = 12$ V,	LCS701			60	
			LCS702			65	
OFF-State Current			LCS703			80	
		$V_{D} = 424 V$	LCS705			120	
		U	LCS708			200	
		Measured from D to	LCS700, I = 0.8 A		1.53	1.82	- Ω
			LCS701, I = 1.2 A		1.00	1.24	
ON State Registeres	D	HB or from HB to S	LCS702, I = 1.6 A		0.74	0.92	
ON-State Resistance	R <sub>DS(ON)</sub>	$V_{cc} = 12 \text{ V}, V_{ccH} =$	LSC703, I = 2.0 A		0.60	0.73	
	12 V, T <sub>J</sub> = 25 °C	$12 \text{ V}, \text{ I}_{\text{J}} = 25 ^{\circ}\text{C}$	LCS705, I = 3.0 A		0.40	0.49	
			LCS708, I = 4.8 A		0.26	0.31	



		Cond	itions				
Parameter	Symbol	SOURCE = 0 V; $V_{cc} = 12 V$ , (Unless Otherw	T <sub>J</sub> = 0 to 100 °C V <sub>CCH</sub> = 12 V	Min	Тур	Max	Units
Half-Bridge (cont.)		(1 11 11 1			1	1	1
			LCS700, I = 0.8 A		2.15	2.63	
		Measured from D to	LCS701, I = 1.2 A		1.42	1.78	-
		HB or from HB to S	LCS702, I = 1.6 A		1.05	1.33	- Ω
ON-State Resistance	R <sub>DS(ON)</sub>	$V_{\rm CC} = 12$ V, $V_{\rm CCH} =$	LCS703, I = 2.0 A		0.85	1.06	
		12 V, T <sub>J</sub> = 100 °C	LCS705, I = 3.0 A		0.58	0.71	-
			LCS708, I = 4.8 A		0.36	0.45	-
		Effective half-bridge	LCS700		134		
		capacitance.	LCS701		201		
Half-Bridge		$V_{HB}$ swinging from	LCS702		268		
Capacitance	C <sub>HB</sub>	0 V to 400 V or	LCS703		335		pF
		400 V to 0 V, See Note A	LCS705		503		
		See NOLE A	LCS708		804		
			LCS700, I = 0.8 A		1.15		
			LCS701, I = 1.2 A		1.15		1
Diode Forward		Measured from HB to D or from S to HB $T_J = 125 \text{ °C}$	LCS702, I = 1.6 A		1.15		- V
Voltage	V <sub>FWD</sub>		LSC703, I = 2.0 A		1.15		
			LCS705, I = 3.0 A		1.15		
			LCS708, I = 4.8 A		1.15		
Power Supply	,					,	
VCC Supply Voltage Range	V <sub>cc</sub>	See N	lote C	11.4	12	15	V
VCCH Supply Voltage Range	V <sub>CCH</sub>	See Note C		11.4	12	15	V
Start-Up Current	I <sub>CC(OFF)</sub>	Undervoltage locko	but state: $V_{cc} = 8 V$		0.85	1	mA
Inhibit Current	I <sub>CC(INHIBIT)</sub>	V <sub>cc</sub> = 12 V, C	$V/UV < V_{SD(L)}$		1.35	1.7	mA
		LCS700			4.0	5.2	
		Typical at $V_{cc} = 12 V$	LCS701		4.4	5.8	- mA
VCC Operating		Maximum at $V_{cc} =$	LCS702		4.9	6.5	
Current	CC(ON)	15 V Measured at 300 kHz, HB Open	LCS703		5.4	7.1	
		and $V_{p} = 15 V$	LCS705		6.6	8.8	
			LCS708		8.8	11.8	
			LCS700		3.4	4.6	
		Typical at $V_{CCH} = 12 V$	LCS701		3.9	5.2	
VCCH Operating		Maximum at V <sub>CCH</sub> = 15 V Measured at	LCS702		4.3	5.8	
Current	I <sub>CCH(ON)</sub>	300 kHz, HB Open	LSC703		4.7	6.4	mA
		and $V_p = 15 V$	LCS705		5.8	7.9	1
			LCS708		7.8	10.7	
VCC Supply Undervolta	ge Lockout						
VCC Start Threshold	V <sub>UVLO(+)</sub>	Device exits UVLO sta UVL		10	10.7	11.4	V
VCC Shutdown Threshold	V <sub>UVLO(-)</sub>	Device enters UVLO below		9.1	9.8	10.5	V
VCC Start-Up/Shut- down Hysteresis	V <sub>UVLO(HYST)</sub>			0.70	0.90	1.20	V



Parameter	$V_{cc} = 12 \text{ V}, V_{ccH} = 12 \text{ V}$ (Unless Otherwise Specified)		Min	Тур	Max	Units
VCCH Supply Undervol	age Lockou	1				
VCCH Start Threshold	$V_{\rm UVLO(H+)}$	Driver exits UVLO state when V <sub>CCH</sub> exceeds UVLOH+	8.2	8.5	8.9	V
VCCH Shutdown Threshold	V <sub>UVLO(H-)</sub>	Driver enters UVLO state when V <sub>CCH</sub> falls below UVLOH-	7.4	7.5	8.1	V
VCCH Start-Up/ Shutdown Hysteresis	V <sub>UVLO(H)HYST</sub>		0.65	0.75	1.00	V
High-Voltage Supply Un	dervoltage/	Overvoltage Enable		1		
OV/UV Overvoltage Shutdown Threshold	$V_{\rm OV(H)}$	Overvoltage assertion threshold	129	131	133	% of V <sub>SD(H)</sub>
OV/UV Overvoltage Recovery Threshold	$V_{\rm OV(L)}$	Overvoltage de-assertion threshold	124	126	128	% of V <sub>SD(H)</sub>
OV/UV Undervoltage Start Threshold	$V_{\text{SD(H)}}$	Undervoltage de-assertion threshold	2.35	2.40	2.45	V
OV/UV Undervoltage Shutdown Threshold	V <sub>SD(L)</sub>	Undervoltage assertion threshold	77	79	81	% of V <sub>SD(H)</sub>
OV/UV Pin Input Resistance	R <sub>IN(OVUV)</sub>	OV/UV pin resistance to G	3.0	5.0	6.6	MΩ
Reference						
Reference Voltage	$V_{REF}$	$I_{REF} = 4 \text{ mA}$	3.25	3.40	3.50	V
Current Source Capability of VREF Pin	I <sub>REF</sub>				4	mA
V <sub>REF</sub> Capacitance	$C_{REF}$	Required external coupling on VREF pin	1			μF
LLC Oscillator						
Frequency Range	$F_{RANGE}$		25		1000	kHz
Accuracy of Minimum	$F_{MIN(ACC)}$	$R_{_{FB}}=37.9~k\Omega$ to $V_{_{REF}}$ , 180 kHz	-5.0		5.0	0/
Frequency Limit	F <sub>MIN(ACL)</sub>	$R_{_{FB}}$ = 154 k $\Omega$ to $V_{_{REF}}$ , 50 kHz	-7.5		7.5	- %
Accuracy of Maximum Frequency Limit	F <sub>MAX(ACC)</sub>	$I_{FB} = I_{DT/BF}, R_{FMAX} = 12.5 \text{ k}\Omega, \\ F_{MAX} = 510 \text{ kHz}$	-7.5		7.5	%
Duty Balance	$D_{_{\mathrm{LLC}}}$	Duty symmetry of the half-bridge wave- form, $C_{FB} = 4.7$ nF, $C_{DT/BF} = 4.7$ nF, 250 kHz. Use recommended layout	49		51	%
Dead-Time <sup>B</sup>	t <sub>D</sub>	$R_{FMAX} = 7 \text{ k}\Omega, R_{BURST} = 39.6 \text{ k}\Omega$		330		ns
DT/BF Control Current Range	I <sub>DT/BF</sub>		30		430	μΑ
	I <sub>STOP1</sub>	Threshold applies after exiting soft-start mode for burst setting BT1		49.8		
I <sub>FB</sub> Threshold to Stop LLC Switching	I <sub>STOP2</sub>	Threshold applies after exiting soft-start mode for burst setting BT2		43.9		% of I <sub>DT/I</sub>
	I <sub>STOP3</sub>	Threshold applies after exiting soft-start mode for burst setting BT3		37.1		



Parameter	Symbol	$\begin{array}{l} \textbf{Conditions}\\ \text{SOURCE} = 0 \text{ V};  \text{T}_{\text{J}} = 0 \text{ to } 100 ^{\circ}\text{C}\\ \text{V}_{\text{CC}} = 12 \text{ V}, \text{V}_{\text{CCH}} = 12 \text{ V}\\ \text{(Unless Otherwise Specified)} \end{array}$	Min	Тур	Max	Units
LLC Oscillator (cont.)		'	1	1	1	1
I <sub>FB</sub> Threshold Hysteresis	I <sub>BURST(HYST)</sub>	$I_{\text{START}}$ is $I_{\text{BURST(HYST)}}$ below $I_{\text{STOP}}$	5	6.25	8	% of $I_{\rm DT/BF}$
	V <sub>BT1</sub>	Required $V_{\text{DT/BF}}$ at start-up to enable burst setting BT1	93.5	95	96.3	
DT/BF Voltage to Program Burst Setting	V <sub>BT2</sub>	Required $V_{\text{DT/BF}}$ at start-up to enable burst setting BT2	88.5	90	91.3	% of V <sub>REF</sub>
	V <sub>BT3</sub>	Required V <sub>DT/BF</sub> at start-up to enable burst setting BT3	83.5	85	86.3	
Time Constant for the Combination of $R_{FMAX}$ , $R_{BURST}$ and the Decoupling Cap on DT/BF	RC <sub>DT/BF</sub>	This time constant must be less than the specified maximum to ensure correct setting of burst mode.			100	μs
FB Current Maximum	I <sub>FB</sub>	Determines the maximum control frequency that can be set by I <sub>FB</sub> .		100		%I <sub>DT/BF</sub>
FB Control Current Range	I <sub>FB</sub>	$\mathrm{I}_{\mathrm{FB}}$ is limited by the current into DT/BF	15		430	μΑ
FB Virtual Voltage	V <sub>FB</sub>	FB input appears as $R_{_{IN(FB)}}$ in series with $V_{_{FB}}.$ 30 $\mu A < I_{_{FB}} < I_{_{DT/BF}}$		0.65		V
FB Input Resistance	R <sub>IN(FB)</sub>	FB input appears as R <sub>IN(FB)</sub> in series with V <sub>FB</sub> . 30 $\mu$ A < I <sub>FB</sub> < I <sub>DT/BF</sub>		2.5		kΩ
FB Input Resistance During Soft-Start	$R_{FB(SS)}$	FB input appears as $R_{FB(SS)}$ in series with $V_{REF}$ during the soft-start delay interval or when OV/UV < $V_{SD}$ or OV/UV > $V_{OV}$		750		Ω
<b>Over-Current Protection</b>	n	'		1	1	1
Fast Over-Current Fault Voltage Threshold⁴	$V_{\text{IS}(F)}$		0.855	0.905	0.955	V
Slow Over-Current Fault Voltage Threshold	$V_{\rm IS(S)}$	7 LLC clock cycle debounce	0.455	0.505	0.555	V
Over-Current Fault Pulse Width	t <sub>is</sub>	Minimum time V <sub>IS</sub> exceeds V <sub>IS(F)</sub> /V <sub>IS(S)</sub> per cycle to trigger fault protection		30		ns
Over-Temperature Prot	ection			·	1	
Over-Temperature Shutdown Threshold <sup>A</sup>	Т <sub>от</sub>			140		°C
NOTEO.						


NOTES:

A. Guaranteed by design.

B. Typical apparent dead-time at the HB pin under resonant ZVS conditions.

C. VCC/VCCH operating range to achieve power capabilities specified in data sheet power table.








Figure 28.  $V_{\rm CCH}$  Current vs. Frequency.




Figure 29. Control Power vs. Frequency.





Figure 30. Half-Bridge Small Signal Capacitance vs. Half-Bridge Voltage.





24 Rev. B 062011





#### For the latest updates, visit our website: www.powerint.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

#### **Patent Information**

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations patents may be found at www.powerint.com. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.powerint.com/ip.htm.

#### Life Support Policy

POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:

- 1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii) whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant injury or death to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

The PI logo, TOPSwitch, TinySwitch, LinkSwitch, DPA-Switch, PeakSwitch, CAPZero, SENZero, LinkZero, HiperPFS, HiperTFS, HiperLCS, Qspeed, EcoSmart, Clampless, E-Shield, Filterfuse, StakFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2011, Power Integrations, Inc.

#### **Power Integrations Worldwide Sales Support Locations**

World Headquarters 5245 Hellyer Avenue San Jose, CA 95138, USA. Main: +1-408-414-9200 Customer Service: Phone: +1-408-414-9665 Fax: +1-408-414-9765 e-mail: usasales@powerint.com

#### China (Shanghai)

Rm 1601/1610, Tower 1, Kerry Everbright City No. 218 Tianmu Road West, Shanghai, P.R.C. 200070 Phone: +86-21-6354-6323 Fax: +86-21-6354-6325 e-mail: chinasales@powerint.com

#### China (Shenzhen)

Rm A, B & C 4th Floor, Block C, Electronics Science and Technology Bldg., 2070 Shennan Zhong Rd, Shenzhen, Guangdong, China, 518031 Phone: +86-755-8379-3243 Fax: +86-755-8379-5828 e-mail: chinasales@powerint.com Germany Rueckertstrasse 3 D-80336, Munich Germany Phone: +49-89-5527-3910 Fax: +49-89-5527-3920 e-mail: eurosales@powerint.com

#### India

#1, 14th Main Road
Vasanthanagar
Bangalore-560052 India
Phone: +91-80-4113-8020
Fax: +91-80-4113-8023
e-mail: indiasales@powerint.com

#### Italy

Via De Amicis 2 20091 Bresso MI Italy Phone: +39-028-928-6000 Fax: +39-028-928-6009 e-mail: eurosales@powerint.com Japan Kosei Dai-3 Bldg. 2-12-11, Shin-Yokomana, Kohoku-ku Yokohama-shi Kanagwan 222-0033 Japan Phone: +81-45-471-1021 Fax: +81-45-471-3717 e-mail: japansales@powerint.com

## Korea

RM 602, 6FL Korea City Air Terminal B/D, 159-6 Samsung-Dong, Kangnam-Gu, Seoul, 135-728, Korea Phone: +82-2-2016-6610 Fax: +82-2-2016-6630 e-mail: koreasales@powerint.com

#### Singapore 51 Newton Road #15-08/10 Goldhill Plaza Singapore, 308900 Phone: +65-6358-2160 Fax: +65-6358-2015

e-mail: singaporesales@powerint.com

Taiwan

5F, No. 318, Nei Hu Rd., Sec. 1 Nei Hu Dist. Taipei, Taiwan 114, R.O.C. Phone: +886-2-2659-4570 Fax: +886-2-2659-4550 e-mail: taiwansales@powerint.com

#### Europe HQ

1st Floor, St. James's House East Street, Farnham Surrey GU9 7TJ United Kingdom Phone: +44 (0) 1252-730-141 Fax: +44 (0) 1252-727-689 e-mail: eurosales@powerint.com

Applications Hotline World Wide +1-408-414-9660

Applications Fax World Wide +1-408-414-9760